----------------------------------------------------------------------------------
-- Company: Myway Plus Corporation 
-- Module Name: pwm_if
-- Target Devices: Kintex-7 xc7k70t
-- Tool Versions: Vivado 2016.4
-- Create Date: 2019/04/21
-- Revision: 1.0
---------------------------------------------------------------------------------
-- This design is only for "educational" purpose. Not for product development or any commercial use.
-- This code and any related intellectual properties are under copy rights of Myway Plus Corporation
---------------------------------------------------------------------------------

------------------------------------------------------------------------
-- 1. Package declearation ---------------------------------------------
------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library unisim;
use unisim.vcomponents.all;

------------------------------------------------------------------------
-- 2. Entity declearation  "pwm_if" module -----------------------------
------------------------------------------------------------------------
entity pwm_if is
-- 2-1. Port declearation used by caller --------------------------------
    port (
        CLK_IN           : in std_logic;
        RESET_IN        : in std_logic;
        nPWM_UP_OUT    : out std_logic; --nUSER_OPT_OUT(0)
        nPWM_UN_OUT    : out std_logic; --nUSER_OPT_OUT(1)
        nPWM_VP_OUT    : out std_logic; --nUSER_OPT_OUT(2)
        nPWM_VN_OUT    : out std_logic; --nUSER_OPT_OUT(3)
        nPWM_WP_OUT    : out std_logic; --nUSER_OPT_OUT(4)
        nPWM_WN_OUT    : out std_logic; --nUSER_OPT_OUT(5)

        UPDATE    : in std_logic;
        CARRIER   : in std_logic_vector (15 downto 0);
        U_REF    : in std_logic_vector (15 downto 0);
        V_REF    : in std_logic_vector (15 downto 0);
        W_REF    : in std_logic_vector (15 downto 0);
        DEADTIME : in std_logic_vector (12 downto 0);
        GATE_EN  : in std_logic
    );
end pwm_if;

------------------------------------------------------------------------
-- 3. Architecuture description of "pwm_if" module ---------------------
------------------------------------------------------------------------
architecture Behavioral of pwm_if is

-- 3-1. Component declearation used in this module ---------------------------------
    component deadtime_if is
        Port (
            CLK_IN     : in std_logic;
            RESET_IN : in std_logic;
            DT           : in std_logic_vector(12 downto 0);
            G_IN        : in std_logic;
            G_OUT      : out std_logic
        );
    end component;

-- 3-2. Signal declearation used in this module --------------------------------------
    signal carrier_cnt_max_b : std_logic_vector (15 downto 0);
    signal carrier_cnt_max_bb : std_logic_vector (15 downto 0);
    signal carrier_cnt       : std_logic_vector (15 downto 0);
    signal carrier_up_down : std_logic;
    signal u_ref_b : std_logic_vector (15 downto 0);
    signal v_ref_b : std_logic_vector (15 downto 0);
    signal w_ref_b : std_logic_vector (15 downto 0);
    signal u_ref_bb : std_logic_vector (15 downto 0);
    signal v_ref_bb : std_logic_vector (15 downto 0);
    signal w_ref_bb : std_logic_vector (15 downto 0);
    signal pwm_up : std_logic;
    signal pwm_un : std_logic;
    signal pwm_vp : std_logic;
    signal pwm_vn : std_logic;
    signal pwm_wp : std_logic;
    signal pwm_wn : std_logic;
    signal pwm_up_dt : std_logic := '0';
    signal pwm_un_dt : std_logic := '0';
    signal pwm_vp_dt : std_logic := '0';
    signal pwm_vn_dt : std_logic := '0';
    signal pwm_wp_dt : std_logic := '0';
    signal pwm_wn_dt : std_logic := '0';
    signal dt_b : std_logic_vector (12 downto 0);
    signal dt_bb : std_logic_vector (12 downto 0);
    signal gate_en_b : std_logic := '0';

-- 3-3 Logic description     --------------------------------------
begin
-- 3-3-1 Logic description --------------------------------------
    nPWM_UP_OUT <= not (pwm_up and gate_en_b);
    nPWM_UN_OUT <= not (pwm_un and gate_en_b);
    nPWM_VP_OUT <= not (pwm_vp and gate_en_b);
    nPWM_VN_OUT <= not (pwm_vn and gate_en_b);
    nPWM_WP_OUT <= not (pwm_wp and gate_en_b);
    nPWM_WN_OUT <= not (pwm_wn and gate_en_b);

-- 3-3-2 Process description --------------------------------------
    process(CLK_IN)
    begin
        if CLK_IN'event and CLK_IN = '1' then
-- 3-3-2-1 GATE_EN signal registered --------------------------------------
            if RESET_IN = '1' then
                gate_en_b <= '0';
            else
                gate_en_b <= GATE_EN;
            end if;
-- 3-3-2-2 reference, carrier count and dead time are conditionally updated --------
            if RESET_IN = '1' then
                carrier_cnt_max_b   <= X"0000"; --  X"1388"=10kHz
                carrier_cnt         <= X"0000";
                u_ref_b             <= X"0000"; -- m = 0.5
                v_ref_b             <= X"0000"; -- m = 0.5
                w_ref_b             <= X"0000"; -- m = 0.5
                dt_b                <= '0' & X"000"; -- X"190" = 4us
            elsif UPDATE = '1' then
                carrier_cnt_max_b   <= CARRIER;
                carrier_cnt         <= carrier_cnt;
                u_ref_b             <= U_REF;
                v_ref_b             <= V_REF;
                w_ref_b             <= W_REF;
                dt_b                <= DEADTIME;
            else
                carrier_cnt_max_b   <= carrier_cnt_max_b;
                carrier_cnt         <= carrier_cnt;
                u_ref_b             <= u_ref_b;
                v_ref_b             <= v_ref_b;
                w_ref_b             <= w_ref_b;
                dt_b                <= dt_b;            
            end if;       
-- 3-3-2-3 carrier counter increment or decrement --------
            if RESET_IN = '1' then
                 carrier_cnt <= X"0000";
            elsif carrier_up_down = '1' then
                 carrier_cnt <= carrier_cnt + 1;
            else
                 carrier_cnt <= carrier_cnt - 1;
            end if;         
-- 3-3-2-4 reference, carrier count and dead time are conditionally updated --------
            if RESET_IN = '1' then
                carrier_up_down     <= '1';
                carrier_cnt_max_bb  <= X"1388"; -- or X"1388"
            elsif carrier_cnt = X"0001" and carrier_up_down = '0' then -- at bottom
                carrier_up_down     <= '1';
                carrier_cnt_max_bb  <= carrier_cnt_max_bb;
            elsif carrier_cnt >= (carrier_cnt_max_bb -1) and carrier_up_down = '1' then -- at top
                carrier_up_down     <= '0';
                carrier_cnt_max_bb  <= carrier_cnt_max_b;
            else
                carrier_up_down     <= carrier_up_down;
                carrier_cnt_max_bb  <= carrier_cnt_max_bb;
             end if;
        end if;
    end process;
    
-- 3-3-3 Process description --------------------------------------
    process(CLK_IN)
    begin
        if CLK_IN'event and CLK_IN = '1' then
            if RESET_IN = '1' then
                u_ref_bb <= X"0000"; -- m =  X"09C4" = 0.5
                v_ref_bb <= X"0000"; -- m = 0.5
                w_ref_bb <= X"0000"; -- m = 0.5
            elsif carrier_cnt = (carrier_cnt_max_bb -1) and carrier_up_down = '1' then
                u_ref_bb <= u_ref_b;
                v_ref_bb <= v_ref_b;
                w_ref_bb <= w_ref_b;
            end if;

            if RESET_IN = '1' then -------------------- U phase pulse gen
                pwm_up <= '0';
                pwm_un <= '0';
            elsif carrier_cnt >= u_ref_bb then
                pwm_up <= '0';
                pwm_un <= '1';
            else
                pwm_up <= '1';
                pwm_un <= '0';
            end if;

            if RESET_IN = '1' then-------------------- V phase pulse gen
                pwm_vp <= '0';
                pwm_vn <= '0';
            elsif carrier_cnt = v_ref_bb then
                pwm_vp <= '1';
                pwm_vn <= '0';
            else
                pwm_vp <= '0';
                pwm_vn <= '1';
            end if;

            if RESET_IN = '1' then-------------------- W phase pulse gen
                pwm_wp <= '0';
                pwm_wn <= '0';
            elsif carrier_cnt >= w_ref_bb then
                pwm_wp <= '0';
                pwm_wn <= '1';
            else
                pwm_wp <= '1';
                pwm_wn <= '0';
            end if;

        end if;
    end process;

-- 3-3-4 Process description --------------------------------------
    process(CLK_IN)
    begin
        if CLK_IN'event and CLK_IN = '1' then
            if RESET_IN = '1' then
                dt_bb <= '0' & X"190"; -- 4us
            elsif carrier_cnt = (carrier_cnt_max_bb -1) then
                dt_bb <= dt_b;
            end if;
        end if;
    end process;
-- 3-3-5 Component instanciation --------------------------------------
--    dt_up : deadtime_if port map (CLK_IN => CLK_IN, RESET_IN => RESET_IN, DT => dt_bb, G_IN => pwm_up, G_OUT => pwm_up_dt);
--    dt_un : deadtime_if port map (CLK_IN => CLK_IN, RESET_IN => RESET_IN, DT => dt_bb, G_IN => pwm_un, G_OUT => pwm_un_dt);
--    dt_vp : deadtime_if port map (CLK_IN => CLK_IN, RESET_IN => RESET_IN, DT => dt_bb, G_IN => pwm_vp, G_OUT => pwm_vp_dt);
--    dt_vn : deadtime_if port map (CLK_IN => CLK_IN, RESET_IN => RESET_IN, DT => dt_bb, G_IN => pwm_vn, G_OUT => pwm_vn_dt);
--    dt_wp : deadtime_if port map (CLK_IN => CLK_IN, RESET_IN => RESET_IN, DT => dt_bb, G_IN => pwm_wp, G_OUT => pwm_wp_dt);
--    dt_wn : deadtime_if port map (CLK_IN => CLK_IN, RESET_IN => RESET_IN, DT => dt_bb, G_IN => pwm_wn, G_OUT => pwm_wn_dt);

end Behavioral;
-- End of entity -------------------------------------------------------


------------------------------------------------------------------------
------------------------------------------------------------------------
-- Sub 1. Package declearation for dead time module --------------------
------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library unisim;
use unisim.vcomponents.all;
------------------------------------------------------------------------
-- Sub 2. Entity declearation of "deadtime_if" module ------------------
------------------------------------------------------------------------
entity deadtime_if is
-- Sub 2-1. Port declearation used by caller --------------------------------
    Port (
        CLK_IN      : in std_logic;
        RESET_IN    : in std_logic;
        DT          : in std_logic_vector(12 downto 0);
        G_IN        : in std_logic;
        G_OUT       : out std_logic
        );
end deadtime_if;
------------------------------------------------------------------------
-- Sub 3. Architecture description of "deadtime_if" module -------------
------------------------------------------------------------------------
architecture behavioral of deadtime_if is
-- Sub 3-1. Signal declearation used in this module --------------------------------------
signal d_g_in:  std_logic;
signal cnt:     std_logic_vector(12 downto 0);
signal gate:    std_logic;

-- Sub 3-2. Logic description of this module --------------------------------------
begin
-- Sub 3-2-1. Process description  --------------------------------------
    process(CLK_IN)
    begin
        if (CLK_IN'event and CLK_IN='1') then
            if RESET_IN = '1' then
                d_g_in <= '0';
            else
                d_g_in <= G_IN;
            end if;

            if RESET_IN = '1' then
                cnt   <= "0000000000001";
                gate <= '0';
            elsif (d_g_in = '0' and G_IN = '1') then -- riging edge detection
                cnt   <= "0000000000001";
                gate <= '0';
            elsif (cnt >= DT) then
                cnt   <= "1111111111111";           -- dead time ends
                gate <= d_g_in;
            elsif (cnt /= "1111111111111") then     -- dead time period
                cnt   <= cnt + 1;
                gate <= '0';
            else
                gate <= d_g_in;
            end if;
        end if;
    end process;

    G_OUT <= gate;

end behavioral;
